

DC6688F2SER

Super 1T 8051 Microcontroller

DC6688F2SER is an 8-bit Microcontroller Unit designed with low voltage embedded Flash memory. It is manufactured in advanced CMOS process with Super 1T 8051 CPU core, Flash memory, and peripherals suitable for battery-operated & handheld device. As Flash memory is adopted in the MCU, firmware programming and upgrading (In System Programming) can be implemented which can significantly reduce development cycle time and dead inventory.

Features

- High-Performance 1T 8051 8-bit CPU core, MCS51 instructions compatible
- Power Down and Backup modes
- Power Monitor for low battery indicator
- Memory
 - ♦ 2000B Program Flash Memory
 - ♦ 16B Data Flash Memory
 - ♦ Security bit for read back protection
 - ♦ 64B SRAM
- IR generator by counter A with auto-reload function
- Built-in transistor for IR LED (I_{OL} = 300mA at V_{OL} = 0.5V)
- Four-level priority interrupt controller
- 16 bit-programmable I/O ports
- 16-bit Timers x 3
- Low Voltage Detection (LVD) for backup mode
- Low Voltage Indication (LVI)
- Maximum operating voltage: 3.6V
- Operating temperature: -40°C to +85°C
- Package type:
 - 20-pin TSSOP
 - ♦ 20-pin SSOP

Quick look on Ordering Information

Table of Contents

| 1 | | ELECTRICAL CHARACTERISTICS | .3 |
|----|----|--|---------|
| | 1. | 1 Absolute Maximum Ratings | .3 |
| | 1. | 2 DC ELECTRICAL CHARACTERISTICS | .3 |
| | 1. | 3 LOW VOLTAGE DETECT CIRCUIT CHARACTERISTICS | .4 4 |
| | 1. | 5 INPUT/OUTPUT CAPACITANCE | .4 |
| | 1. | 6 Flash Memory Data Retention | .4 |
| | 1. | 7 EEPROM CHARACTERISTICS | .5 |
| | 1. | 8 OSCILLATION CHARACTERISTICS | .5 |
| 2 | | PIN ASSIGNMENT | .6 |
| 3 | | DESCRIPTION | .7 |
| 4 | | MEMORY | .7 |
| | 4. | 1 Program & Data Flash Memory | .7 |
| | 4. | 2 Special Function Register (SFR) | .8 |
| | 4. | 3 External Function Register (XFR) | .8 |
| 5 | | ARCHITECTURE | .8 |
| 6 | | CENTRAL PROCESSING UNIT (CPU) | .9 |
| 7 | | LOW VOLTAGE DETECTION RESET | .9 |
| 8 | | I/O PORT1 | 10 |
| 9 | | COUNTER A (IR CARRIER FREQUENCY GENERATOR)1 | 10 |
| 10 |) | GENERAL PURPOSE TIMERS/COUNTERS1 | 11 |
| 11 | L | IN SYSTEM PROGRAMMING1 | 11 |
| 12 | 2 | ORDERING INFORMATION1 | 12 |
| 13 | 3 | PACKAGE OUTLINES1 | 13 |
| | 13 | 3.1 20-ріл TSSOP1 | 13 |
| | 13 | 3.2 20-PIN SSOP1 | 14 |
| 14 | Ļ | REVISION HISTORY | 15 |

1 Electrical Characteristics

1.1 Absolute Maximum Ratings

| (T _A = 25°C, unless otherwise s | specified) |
|--|------------|
|--|------------|

| Parameter | Symbol | Conditions | Rating | Unit |
|------------------------------|------------------|---|-------------------------------|------|
| Supply Voltage | V _{DD} | - | -0.3 to +3.8 | V |
| Input Voltage | V _{IN} | - | -0.3 to V _{DD} + 0.3 | V |
| | | One I/O pin active[1] | -18 | mA |
| Output Current High | I _{ОН} | Total pin current for ports A,B and C[2] | -60 | mA |
| | | One I/O pin active[3] | +30 | mA |
| Output Current Low | I _{OL} | Total pin current for ports A,B and C[4] | +100 | mA |
| Max. Power Dissipation | P _{max} | - | 1.1W | W |
| Operating Temperature | T _A | - | -40 to +85 | °C |
| Storage Temperature | T _{STG} | - | -65 to +150 | °C |

Remarks:

[1] It is measured for any one of I/O pin when configured to push-pull output high.

[2] It is measured as total for Ports A, B and C when configured to push-pull output high.

[3] It is measured for any one of I/O pin when configured to push-pull output low.

[4] It is measured as total for Ports A, B and C when configured to push-pull output low.

1.2 DC Electrical Characteristics

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, V_{DD} = V_{LVD1} \text{ to } 3.6 \text{ V})$

| Parameter | Symbol | Conditions | Min | Тур | Max | Unit |
|-----------------------------------|-----------------------|---|-----------------------|-----|---------------------|------|
| Operating Voltage | V_{DD} | f _{osc} = 12MHz | V_{LVD1} | - | 3.6 | V |
| Innut High Voltage | V_{IH1} | All input pins except XIN | $0.7 V_{\text{DD}}$ | - | V_{DD} | V |
| input nigh voltage | V _{IH2} | XIN | $V_{DD} - 0.3$ | - | V_{DD} | V |
| Input I our Valtage | V_{IL1} | All input pins except XIN | 0 | - | $0.3 V_{\text{DD}}$ | V |
| input Low voltage | V _{IL2} | XIN | 0 | - | 0.3 | V |
| Output High Voltage | V _{OH1} | All output pins except Port C1, $V_{DD} = 3.0V$, $I_{OH} = -10mA$, $T_A = 25^{\circ}C$ | V _{DD} - 0.9 | - | - | V |
| Output high voltage | V _{OH2} | Port C1, V _{DD} = 3.0V, I _{OH} = - 12mA, T _A = 25°C | V _{DD} - 0.9 | - | - | V |
| Output Low Voltage | V _{OL1} | All output pins except Port C1, $V_{DD} = 3.0V$, $I_{OL} = 10mA$, $T_A = 25^{\circ}C$ | - | - | 0.9 | V |
| Output Low Voltage | V _{OL2} | Port C1, V _{DD} = 3.0V, I _{OL} = 14mA, T _A = 25°C | - | - | 0.9 | V |
| Output Low Current IR Transmit | I _{OL(IRTX)} | V _{OL} = 0.5V, IRDRV = 3, T _A = 25°C | - | 300 | - | mA |
| Input High Leakage | I _{lih1} | All input pins except XIN, XOUT and ISPSEL, $V_{IN} = V_{DD}$ | - | - | 1 | μA |
| Current | I _{LIH2} | XIN and XOUT, $V_{IN} = V_{DD}$ | - | - | 20 | μA |
| | I _{LIH3} | ISPSEL, $V_{IN} = V_{DD}$ | - | - | 100 | μA |
| Input Low Leakage | I _{lil1} | All input pins except XIN and XOUT, $V_{IN} = 0$ | - | - | -1 | μΑ |
| Current | I _{LIL2} | XIN and XOUT, $V_{IN} = 0$ | - | - | -20 | μΑ |
| Output High Leakage Current | I _{LOH} | All output pins, $V_{OUT} = V_{DD}$ | - | - | 1 | μA |

| Parameter | Symbol | Conditions | Min | Тур | Max | Unit |
|-----------------------------------|------------------|--|-----|-----|-----|------|
| Output Low Leakage Current | I _{LOL} | All output pins, V _{OUT} = 0V | - | - | -1 | μΑ |
| Pull-up Resistors | R _{PU} | $V_{DD} = 3.0V, V_{IN} = 0 V; T_A = 25^{\circ}C$ | 75 | 150 | 300 | kΩ |
| Pull-down Resistors | R _{PD} | $V_{DD} = 3.0V, V_{IN} = 0 V; T_A = 25^{\circ}C$ | 75 | 150 | 300 | kΩ |
| Supply Current Run Mode[1] | ldd(op) | f _{OSC} = 4MHz, V _{DD} = 3.0V, T _A = 25°C | - | 3 | 6 | mA |
| Supply Current Power Down Mode[2] | Idd(pd) | V _{DD} = 3.0V, T _A = 25°C | - | 2 | 5 | μΑ |

Remarks:

[1] Supply current does not include current drawn through internal pull-up resistors or external output current loads, and is tested if the condition is that all ports configured to output push-pull.

[2] Supply current is tested if the condition is that:

a) Port A output open-drain.

b) Port B and C input enable pull-up resistor.

c) Port C1 output push-pull.

1.3 Low Voltage Detect circuit Characteristics

| /т | _ | _//09 | <u>^</u> | to | 102°C | ۱ |
|----|---|-------|----------|----|-------|---|
| | _ | -40 | C | ιυ | 70J C | 1 |

| | | | тур | iviax | Unit |
|------------------|--|--|---|---|--|
| ΔV[1] | | - | 100 | - | mV |
| V _{LVI} | Default setting | 1.9 | 2.1 | 2.35 | V |
| | Program setting | 2.0 | 2.3 | 2.6 | V |
| V_{LVD1} | | 1.4 | 1.65 | 1.9 | V |
| | ΔV[1] V _{LVI} V _{LVD1} | ΔV[1] V _{LVI} Default setting Program setting V _{LVD1} | $\begin{array}{c} \Delta V[1] \\ V_{LVI} \\ \hline Program setting \\ V_{LVD1} \end{array} \begin{array}{c} - \\ 1.9 \\ 2.0 \\ 1.4 \end{array}$ | $\begin{array}{c c} \Delta V[1] & & - & 100 \\ \\ V_{LVI} & \hline Program setting & 1.9 & 2.1 \\ \hline Program setting & 2.0 & 2.3 \\ \hline V_{LVD1} & & 1.4 & 1.65 \end{array}$ | $\begin{array}{c c} \Delta V[1] \\ & & \\ V_{LVI} \\ \hline \\ Program setting \\ V_{LVD1} \\ \hline \end{array} \begin{array}{c} - \\ 1.9 \\ 2.1 \\ 2.35 \\ 2.6 \\ 2.3 \\ 2.6 \\ 1.4 \\ 1.65 \\ 1.9 \\ \end{array}$ |

Remarks:

[1] $V_{LVD2} - V_{LVD1} = \Delta V$

1.4 SRAM Data Retention Voltage in Power Down Mode

(T_A = -40°C to +85°C)

| Parameter | Symbol | Conditions | Min | Тур | Max | Unit |
|----------------------------------|-------------------|---|-----|-----|-----|------|
| Data Retention Supply Voltage | V _{dddr} | | 1.0 | - | 3.6 | V |
| Data Retention Supply Current | I _{DDDR} | V _{DDDR} = 1.0V Power Down Mode | - | - | 1 | uA |

1.5 Input/Output Capacitance

| (T _A = -40°C to +85°C, | $V_{DD} = 0 V$) | | | | | |
|-----------------------------------|------------------|--------------------------------|-----|-----|-----|----|
| Parameter | Symbol | Conditions | Min | Тур | Max | Un |
| Input Capacitance | C _{IN} | f - 1 Mula upmonsured ping are | | | | |
| Output Capacitance | C _{OUT} | r = IMH2; unneasured pins are | - | - | 10 | pF |
| I/O Capacitance | CIO | | | | | |

1.6 Flash Memory Data Retention

 $(V_{DD} = 2.5V, T_A = 25^{\circ}C)$

| Parameter | Symbol | Conditions | Min | Тур | Max | Unit |
|----------------|-------------------|------------------------|-----|-----|-----|------|
| | t _{DRP1} | 1 write/erase cycle | - | 100 | - | Year |
| Data Retention | t _{DRP2} | 10k write/erase cycle | - | 10 | - | Year |
| | t _{DRP3} | 100k write/erase cycle | - | 1 | - | Year |

1.7 EEPROM Characteristics

$(V_{DD} = 2.5V, T_A = 25^{\circ}C)$

| Parameter | Symbol | Conditions | Min | Тур | Max | Unit |
|-------------------|--------------------|----------------------------|-----|-----|-----|------|
| EEPROM write time | t _{eep_n} | XIN = 4MHz, Normal mode[1] | - | 32 | - | ms |
| (1-byte) | t _{eep_f} | XIN = 4MHz, Fast mode[1] | - | 22 | - | ms |

Remark:

[1] The mode of EEPROM is software configurable.

1.8 Oscillation Characteristics

| (T _A = -40°C to | +85°C) | | | | | |
|----------------------------|--|---------------------------------|-----|-----|------|------|
| Oscillator | Clock Circuit | Conditions | Min | Тур | Max | Unit |
| Crystal | | CPU clock oscillation frequency | 1 | - | 16.5 | MHz |
| Ceramic | | CPU clock oscillation frequency | 1 | - | 16.5 | MHz |
| External Clock | External X _{IN} Clock X _{IN} Open Pin Xout | X _{IN} input frequency | 1 | - | 16.5 | MHz |

$(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, V_{DD} = 3.0V)$

| Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------------|--|-----|-----------------------------------|-----|------|
| Crystal | f _{OSC} > 1MHz Oscillation stabilization occurs when Ver | - | - | 20 | ms |
| Ceramic | is equal to the minimum oscillator voltage range | - | - | 10 | ms |
| External Clock | X_{IN} input High and Low width(t_{XL}, t_{XH}) | 25 | - | 500 | ns |
| Oscillator Stabilization | tWAIT when released by internal reset[1] | - | 2 ¹⁹ /f _{osc} | - | ms |
| Wait Time | tWAIT when released by an external interrupt[2] | - | 2 ¹³ /f _{osc} | - | ms |

Remarks:

[1] f_{osc} is the oscillator frequency.

[2] The duration of the oscillation stabilization time(tWAIT) when it is released from power down mode by PA or PB interrupt.

2 Pin Assignment

(TSSOP20/SSOP20)



| TSSOP20 SSOP20 | Pin Name | Symbol | Function | |
|-------------------|---------------|--------|---------------------------------------|--|
| 5 | XOUT | XOUT | Crystal / oscillator output | |
| 4 | XIN | XIN | Crystal / oscillator input | |
| 20 | VDD | VDD | Power | |
| 1 | VSS | VSS | Ground | |
| 10 | | PA0 | Configurable input or output port | |
| 10 | | INTA | Port interrupt input | |
| 17 | | PA1 | Configurable input or output port | |
| 17 | ΡΑΙ/ΙΝΤΑ | INTA | Port interrupt input | |
| 16 | | PA2 | Configurable input or output port | |
| 10 | PAZ/INTA | INTA | Port interrupt input | |
| 15 | | PA3 | Configurable input or output port | |
| 13 | PAS/INTA | INTA | Port interrupt input | |
| 1/ | | PA4 | Configurable input or output port | |
| 14 | PA4/INTA | INTA | Port interrupt input | |
| 12 | | PA5 | Configurable input or output port | |
| CT | | | Port interrupt input | |
| 12 | 12 PA6/INTA | | Configurable input or output port | |
| 12 | | | Port interrupt input | |
| 11 | 11 PA7/INTA - | | Configurable input or output port | |
| 11 | PA//INTA | INTA | Port interrupt input | |
| 7 | | PBO | Configurable input or output port | |
| , | | INTB | Port interrupt input | |
| Q | | PB1 | Configurable input or output port | |
| U | PDI/INID | INTB | Port interrupt input | |
| | | PB2 | Input port | |
| 2 | PB2/INTB/SL | INTB | Port interrupt input | |
| | | SL | SL (Single Line) communication signal | |
| ٥ | ססס /ואודם | PB3 | Configurable input or output port | |
| 5 | | INTB | Port interrupt input | |
| 10 | | PB7 | Configurable input or output port | |
| 10 | RN/INIR | INTB | Port interrupt input | |

| TSSOP20 SSOP20 | Pin Name | Symbol | Function |
|-------------------|-----------------|--------|--------------------------------------|
| 6 | PC0/T0/INTC | PC0 | High current drive configurable I/O |
| | | Т0 | Timer 0 external counter input |
| | | INTC | Port interrupt input |
| 19 | PC1/REM/IRTX/T1 | PC1 | High current drive configurable I/0 |
| | | REM | Counter A carrier frequency output |
| | | IRTX | IR transmit with built-in transistor |
| | | T1 | Timer 1 external counter input |
| 3 | PC2/T2/INTC | PC2 | High current drive configurable I/0 |
| | | T2 | Timer 2 external counter input |
| | | INTC | Port interrupt input |

3 **Description**

DC6688F2SER is an 8-bit Microcontroller Unit designed with low voltage embedded Flash memory. It is manufactured in advanced CMOS process with Super 1T 8051 CPU core, Flash memory, and peripherals suitable for battery-operated & handheld device. As Flash memory is adopted in the MCU, firmware programming and upgrading (In System Programming) can be implemented which can significantly reduce development cycle time and dead inventory.

With the 1T 8051 8-bit CPU, instruction execution time is just 125ns at 8Mhz operating frequency. Such high performance CPU provides an option for system design to use slow system clock in order to lower the overall operating power consumption which is important to all battery-operated products.

Highly reliable, low voltage operated Flash memory block is designed and embedded as program or data memory. User can design the chips for different kind of models and applications without worrying problems about long mask ROM cycle time, inventory burden, end customers rescheduling and product end of life. In addition, the program memory can be accessed by a simple external serial bus and therefore, In System Programming (ISP) can be implemented into the target system easily where late programming, upgrade or even model change are possible even after product assembly.

The chip is equipped with dedicated carrier frequency generator (Counter A) and built-in transistor for IR remote controller application. Power management circuits such as the idle mode, power down mode and back up mode, working with the low voltage detection circuit, make the chips perfect for battery-operated, handheld devices.

4 Memory

Memory comprises of the following elements, namely:

- ◆ 2000B Program Flash memory
- 16B Data Flash memory
- ♦ 64B Internal SRAM
- 128B Special function register (SFR)
- 256B External special function register (XFR)

4.1 Program & Data Flash Memory

A 2000 bytes on-chip program Flash and 16 bytes data Flash memory is provided for simple application. It can be programmed by In-System-Programming (ISP) method.

In addition, write protection signature is available to avoid writing accidentally.

4.2 Special Function Register (SFR)

All memory mapped SFRs, except the program counter and the four 8-register banks, resides in the special function register address space. These registers include arithmetic registers, pointers, I/O-ports, registers for the interrupt system, timers, watchdog timer, etc. Some locations in the SFR address space are addressable as bits.

4.3 External Function Register (XFR)

The external function register (XFR) is 256-byte memory area that is logically located in the built-in memory space. This is accessed like external RAM (MOVX instructions). This area is reserved for controlling and accessing the on-chip peripherals additional to standard 8051 core.

5 Architecture

With the 1T 8051 8-bit CPU, instruction execution time is just 125ns at 8Mhz operating frequency. Such high performance CPU provides an option for system design to use slow system clock in order to lower the overall operating power consumption which is important to all battery-operated products.

Highly reliable, low voltage operated Flash memory block is designed and embedded into the chips for both program memory and user data memory. User can design the chips for different kind of models and applications without worry problems about long mask ROM cycle time, inventory burden, end customers rescheduling and product end of life. In addition, the program memory can be accessed by a simple external serial bus and therefore, In System Programming (ISP) can be implemented into the target system easily where late programming, upgrade or even model change are possible even after production assemble. The built-in data Flash memory can be used to store real time user data and the function is just same as EEPROM.

The block diagram is illustrated in the following figure.



6 Central Processing Unit (CPU)

The 1T 8051 CPU (Central Processing Unit) is MCS51 instruction compatible. It consists of the instruction decoder, the arithmetic section and the program control section. Each program instruction is decoded by the instruction decoder. This unit generates the internal signals controlling the functions of the individual units within the CPU. They have an effect on the source and destination of data transfers and control the ALU processing.

The arithmetic section of the processor performs extensive data manipulation and is comprised of the arithmetic/logic unit (ALU), A register, B register and PSW register. The ALU accepts 8-bit data words from one or two sources and generates an 8-bit result under the control of the instruction decoder. The ALU performs the arithmetic operations add, subtract, multiply, divide, increment, decrement, BDC-decimal-add-adjust and compare, and the logic operations AND, OR, Exclusive OR, complement and rotate (right, left or swap nibble (left four)). Also included is a Boolean processor performing the bit operations as set, clear, complement, jump-if-not-set, jump-if-set-and-clear and move to/from carry. Between any addressable bit (and its complement) and the carry flag, it can perform the bit operations of logical AND or logical OR with the result returned to the carry flag.

The program control section controls the sequence in which the instructions stored in program memory are executed. The 16-bit program counter (PC) holds the address of the next instruction to be executed. The conditional branch logic enables internal and external events to the processor to cause a change in the program execution sequence.

7 Low Voltage Detection Reset

The on-chip Low Voltage Detect circuit generates a system reset. It detects the level of V_{DD} by comparing the voltage at pin V_{DD} with reference voltage, V_{LVD1} (Low Voltage Detect Voltage Level 1). Whenever the voltage at V_{DD} is falling down and passing V_{LVD1} , the IC goes into back-up mode at the moment " $V_{DD} = V_{LVD1}$ ".

On the other hand, system reset pulse is generated by the rising slope of V_{DD} . While the voltage at pin V_{DD} is rising up and passing V_{LVD2} (Low Voltage Detect Voltage Level 2), the reset pulse is occurred at the moment " $V_{DD} >= V_{LVD2}$ ".

LVD provides a hysteresis ($V_{LVD2} - V_{LVD1}$) to avoid the oscillation near the decision level. For the sake of reducing the current consumption, this function can be disabled when the IC is in power down mode.



8 I/O port

The 20-pin package has one 8-bit port (PA), one 4-bit port (PB) and one 3-bit port (PORTC). All ports are latches used to drive the bi-directional I/O lines. On reset, Port A and Port B are set to the value (XXXXXXXX). Port C is set to the value (00000XXX).

Port interrupt function is supported for port A, B and C. Pull-up and pull-down resistors are also included and could be assigned pin-by-pin by programming the pull-up or pull-down resistor enable register.



9 **Counter A (IR Carrier Frequency Generator)**

Lead codeCustom codeCustom codeData codeData codeCCC

Counter A is a 16-bit counter. It can be used to generate the carrier frequency of remote controller.

Counter A can also be used as PWM counter with two 8-bit data registers. It supports 5 - 8 bit mode selection and 1 - 128 clock division selection.

10 General Purpose Timers/Counters

Three independent general purpose 16-bit timers/counters, Timer0, Timer1 and Timer2 are integrated for use in counting events, and causing periodic (repetitive) interrupts. Either can be configured to operate as timer or event counter. In the 'timer' function, the registers TLx and/or THx (x = 0, 1) are incremented once every machine cycle. Thus, one can think of it as counting machine cycles.

Regarding the 'counter' function, the registers TLx and/or THx (x = 0, 1) are incremented in response to a 1-to-0 transition at its corresponding external input pin, T0 or T1. In this function, the external input is sampled during every machine cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during the cycle following the one in which the transition was detected. Since it takes 2 machine cycles (24 oscillator periods) to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. There are no restrictions on the duty cycle of the external input signal, but to ensure that a given level is sampled at least once before it changes, it should be held for at least one full machine cycle.

Timer 2 has several features on top of Timer 0 and 1. It runs in 16-bit mode.

- 16-bit timer/counter
- 16-bit timer with capture
- 16-bit auto-reload timer/counter with up/down count
- Timer output generator



11 In System Programming

The In System Programming (ISP) feature allows the update of Flash program memory content when the chip is already plugged on the application board. It requires only 3 wires to minimize the number of added components and board area impact.

12 Ordering Information

| Part No | Package | Program Flash | Data Flash | SRAM | I/O |
|------------------|------------|---------------|------------|------|-----|
| DC6688F2SER | TSSOP20 | 2000B | 16B | 64B | 16 |
| DC6688F2SER-TR1 | TSSOP20[1] | 2000B | 16B | 64B | 16 |
| DC6688F2SERP | SSOP20 | 2000B | 16B | 64B | 16 |
| DC6688F2SERP-TR1 | SSOP20[1] | 2000B | 16B | 64B | 16 |

[1] Tape and reel packing.

13 Package Outlines

13.1 20-pin TSSOP



13.2 20-pin SSOP



14 Revision History

| Document Rev No. | Issued Date | Section | Page | Description | Edited by | Reviewed by |
|---------------------|---------------|---------|------|---|-------------|---------------|
| 1.0 | 2 Oct, 2013 | All | - | New template | Celia Ki | Anthony Chong |
| 1.1 | 9 Oct, 2013 | 4 | - | Revise register description | Celia Ki | Anthony Chong |
| 1.2 | 28 Oct, 2013 | 1.2 | - | Revise IR transistor spec | Celia Ki | Anthony Chong |
| 1.3 | 19 Mar, 2014 | 1, 2 | - | Revise pin function description Revise operation temperature | Celia Ki | Anthony Chong |
| 1.4 | 6 Jun, 2014 | 1.1 | - | Add Max. power dissipation | Kennis To | Philip Hung |
| 1.5 | 19 Sept, 2014 | 1.1 | | Add EEPROM characteristics | Philip Hung | Danny Ho |
| 1.6 | 24 Aug, 2015 | 1.1 | | Revise LVI level | Kennis To | Eddy Cheung |
| | | | | | | |
| | | | | | | |

Copyright Notice

This specification is copyrighted by Dragonchip Ltd. No part of this specification may be reproduced in any form or means, without the expressed written consent Dragonchip Ltd.

Disclaimer

Dragonchip Ltd. assumes no responsibility for any errors contained herein.

Copyright by Dragonchip Ltd. All Rights Reserved. Dragonchip Ltd. TEL: (852) 2776-0111 FAX: (852) 2776-0996 http://www.dragonchip.com